Spi Interface In An Fpga In Vhdl And Verilog

Posted on 12 Dec 03:06 | by mitsumi | 29 views

Spi Interface In An Fpga In Vhdl And  Verilog


Last updated 4/2019
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 2.27 GB | Duration: 1h 52m

Become an expert at SPI communication, get working code with this course!


What you'll learn
Basics of Serial Peripheral Interface (SPI)
VHDL and Verilog FPGA working code of SPI interface
Testbench (code simulations)
Ambient Light Sensor application of SPI using an Analog to Digital Converter (ADC)
Requirements
Basic familiarity with FPGAs
Experience with EITHER Verilog or VHDL, I do both!
Description
This course will take you through the basics of SPI communication. I will explain how the interface works, what each signal does, and talk about how master to slave communication is possible. I then go through both the VHDL and Verilog code for an SPI Master controller and show how to communicate with a peripheral device.
Overview
Section 1: Introduction
Lecture 1 Introduction to the Course
Lecture 2 Basics of SPI
Lecture 3 Hardware Used in This Course
Section 2: SPI in VHDL
Lecture 4 SPI Master in VHDL
Lecture 5 SPI Master Testbench in VHDL
Lecture 6 Addition of Chip-Select in VHDL
Lecture 7 Testbench with Chip-Select in VHDL
Section 3: SPI in Verilog
Lecture 8 SPI Master in Verilog
Lecture 9 SPI Master Testbench in Verilog
Lecture 10 Addition of Chip-Select in Verilog
Lecture 11 Testbench with Chip-Select in Verilog
Section 4: PROJECT - Ambient Light Sensor using SPI!
Lecture 12 Project - Ambient Light Sensor in Verilog
Section 5: List of Resources
Lecture 13 List of Resources
Any level FPGA engineer looking to learn about SPI



Download link

rapidgator.net:


uploadgig.com:


[/b]:

[b]1dl.net
:

Related News

Complete Training Design Uart Using Verilog Or Vhdl On  Fpga Complete Training Design Uart Using Verilog Or Vhdl On Fpga
Complete Training Design Uart Using Verilog Or Vhdl On Fpga Published 10/2022 MP4 | Video: h264,...
Gowin EDA (FPGA Designer) 1.9.9 Beta 5 (x86/x64) Gowin EDA (FPGA Designer) 1.9.9 Beta 5 (x86/x64)
File Size: 410 MB Development environment for FPGAs from Gowin Semiconductor Corporation. It has...
Gowin EDA (FPGA Designer) 1.9.9 Beta 5  (x86/x64) Gowin EDA (FPGA Designer) 1.9.9 Beta 5 (x86/x64)
Gowin EDA (FPGA Designer) 1.9.9 Beta 5 (x86/x64) File Size: 410 MB Development environment for...
Altera Fpgas: Learning Through Labs Using  Vhdl Altera Fpgas: Learning Through Labs Using Vhdl
Altera Fpgas: Learning Through Labs Using Vhdl Last updated 5/2018 MP4 | Video: h264, 1280x720 |...

System Comment

Information

Error Users of Visitor are not allowed to comment this publication.

Facebook Comment

Member Area
Top News