RISC-V Interrupts & Platform Level Interrupt Controller
Posted on 07 Mar 13:45 | by BaDshaH | 0 views
Published 3/2024
Created by Benix Samuel Vincent Theogaraj
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Genre: eLearning | Language: English | Duration: 15 Lectures ( 2h 5m ) | Size: 971 MB
Write RISC-V assembly code to configure GPIO, PLIC and Core CSRs to generate GPIO interrupt and blink blue LED on board
What you'll learn:
Understand privilege levels, traps and control and status registers
Platform Level Interrupt Controller Specification
Sample implementation of PLIC module on FE310 SoC
Writing assembly code, compiling, linking with GNU tools and debugging with OpenOCD and GDB
Demonstration of interrupt generation & handling in RISC-V assembly
Requirements:
Brief knowledge on any processor like interrupts, interrupt priority & interrupt handling would help
Description:
Interrupts in RISC-V are governed by standards and specification. Each RISC-V core's interrupt generation and handling process should be compliant to the specification. This course discusses the following:a. Privilege Levels in RISC-Vb. Traps in RISC-Vc. Platform Level Interrupt Controller (PLIC) Specificationd. Compares PLIC Implementation on FE310 SoC to Spece. Control and Status Registers (CSRs) f. Instructions to read and write CSRs in RISC-Vg. Configuring GPIO peripheral in FE310 SoCh. Configuring PLIC to allow GPIO interrupti. Configure MIE & MSTATUS CSRs on the core to enable machine mode interrupts and machine mode external interruptsj. Installation of GNU tools (compilers, OpenOCD)k. Test application in assembly to blink blue LED on Hifive1-Rev B board.Students who enrol would be taken through a journey starting from basics of what are interrupts, exceptions and traps in RISC-V, followed by PLIC standard discussing the parameters, how to configure those parameters on PLIC to generate interrupt and claiming and completing the interrupt handling process and finally on writing an test application to blink LED. The major exercise and focus on this course is on writing RISC-V assembly code, assembling & linking with GNU tools, generating ELF, and programming it on Hifive1-RevB board to blink blue LED on board.
Who this course is for:
Embedded system developers and RISC-V enthusiasts
Homepage
https://www.udemy.com/course/risc-v-interrupts-platform-level-interrupt-controller/
https://rapidgator.net/file/93298b29e76ec9c2859124f39b306614
https://nitroflare.com/view/3249102EBF25545
https://ddownload.com/er0xbbst98g8
Related News
System Comment
Information
Users of Visitor are not allowed to comment this publication.
Facebook Comment
Member Area
Top News